

Decoupling Capacitor Placement in Power Delivery Networks Using MFEM

Jae Young Choi, *Student Member, IEEE*, and Madhavan Swaminathan, *Fellow, IEEE*

Abstract—The impedance of the power distribution network (PDN) needs to be minimized in order to prevent unwanted voltage fluctuations at frequencies where current transients occur. To reduce PDN impedance, one can place decoupling capacitors that act as local current sources. However, selecting and placing the right capacitors at the right locations are problematic because of the complexity of modern package and board structures. In addition, decoupling capacitors are not effective at higher frequencies, requiring more complicated techniques such as embedded decoupling. This paper introduces a method of reducing the effort expended by the complex task of decoupling capacitor placement: a genetic algorithm that is customized for the selection and placement of decoupling capacitors. The core engine of this optimizing algorithm is a recently developed technique, the multilayer finite element method (MFEM), which solves for PDN impedances. This paper also highlights a method of incorporating vertical circuit elements into MFEM. Using several test cases, it proves the validity of the inclusion of vertical elements in MFEM and the effectiveness of the optimizer.

Index Terms—Decoupling capacitor, finite element method, genetic algorithm, power delivery network.

I. INTRODUCTION

A POWER delivery network (PDN) is designed to provide a constant voltage, especially to chip pads, even when the chip draws hundreds of amperes of current from DC to the gigahertz range of frequencies. To keep the PDN voltage within a tolerance level, the impedance of the PDN must be maintained below the target impedance throughout the frequency range of interest. When the maximum voltage ripple allowed is 5%, the target impedance is defined as

$$Z_{tar} = \frac{V_{dd} \times 5\%}{I \times 50\%} \quad (1)$$

where V_{dd} is the power supply voltage and I is the current drawn by the device over an entire clock period. It is assumed that 50% of the switching current flows at each rise and fall time [1]. The required target impedance must fall within the frequency band of the transient current [2], and it becomes even smaller as the demand for current increases and the voltage requirement decreases.

Manuscript received September 2, 2010; revised June 14, 2011; accepted August 7, 2011. Recommended for publication by Associate Editor M. Cases upon evaluation of reviewers' comments.

The authors are with the Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332 USA (e-mail: jaeyoung.choi@gatech.edu; madhavan@ece.gatech.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TCPMT.2011.2165954

As the frequency of the driver excitation reaches or exceeds the gigahertz frequency range, power/ground plane pairs begin to support radial waves. Since the boundaries of the power planes are open circuits, these waves resonate at discrete frequencies. As a result, the voltage on the plane is no longer constant. A typical technique of reducing the excessive voltage fluctuation of the PDN is to place decoupling capacitors across the power pins [3]. However, capacitors are not effective beyond their self-resonant frequencies because they become inductive [4], [5]. For example, although the surface mount discrete capacitors are effective from several kilohertz to hundreds of megahertz, they become ineffective at higher frequencies due to the loop inductance created between the switching circuits and the capacitors. To mitigate this problem, either complementary metal-oxide semiconductor or high-K MIM decoupling capacitors, which are effective above hundreds of megahertz, can be placed on the chip. However, placing a number of capacitors while avoiding routing blockage is very difficult due to the limited space in the on-chip area [6], [7].

Considerable research has been devoted to developing techniques that reduce PDN noise by placing decoupling capacitors. One well-known technique is to reduce the loop inductance formed between the vias of an active device and a decoupling capacitor by placing the capacitor close to the active devices [8]–[11]. Another technique is to place the capacitors where the voltage maxima occur [12]. However, since the different circuits and board layouts require diverse strategies, the selection of right capacitors and their placement is complicated and time consuming. Moreover, placing a number of capacitors in the limited area of the package PDN becomes more challenging as the size of the modern systems decreases.

Selection and placement of decoupling capacitors can be automated by an optimizer. Among many of the optimization algorithms, the genetic algorithm (GA) is a technique that approaches an optimal solution heuristically. Based on the principles of natural selection and evolution, the GA produces several solutions to a given problem. The GA is especially effective at finding a quality solution from a very large number of possible solutions [13], proving to be suitable for decoupling capacitor selection and placement. Although the GA can provide the best solution in the end, it may take longer to complete the optimization than other situation-specific algorithms. Thus, customizing the GA optimizer for a specific situation (in this case, the selection and placement of decoupling capacitors on a PDN) will enhance the efficiency of the optimization. Customization of the GA for a decou-

pling capacitor problem can employ the previously explained techniques of decoupling.

The nature of the GA requires a fitness evaluation at each iteration step, which in turn requires the analysis of a PDN with decoupling capacitors. Since the majority of the computation time for the optimization is spent on the PDN analysis, the computational efficiency of the numerical analysis is highly desirable. In [14], the optimization employs the cavity resonator model to obtain impedance profiles of the PDN. However, the application of the cavity resonator model is limited to the solid rectangular and single plane pair structure, it is not suitable for multilayered and/or irregular structures. The optimizer using the GA for decoupling capacitors in [15] uses the multilayer finite difference method (MFDM), which is ideally suited for solving multilayer-structure problems and is computationally efficient compared to full-wave electromagnetic solvers [16]. However, MFDM creates a uniform square mesh, which is not ideal for irregularly shaped structures. Moreover, for multiscale structures, the rectangular mesh can create too many unknowns, which becomes computationally expensive.

This paper employs multilayer finite element method (MFEM), which is a finite element-based technique for solving PDN impedance problems [17]. Since the method deals with a 2-D Helmholtz equation, its computation is more efficient than that of a general 3-D FEM method while preserving its accuracy at the same time.

The original contributions of this paper are as follows.

- 1) Development of a new formulation that is an extension of [18] using MFEM for analyzing multilayered PDNs with multiscale geometries.
- 2) Development of a nonuniform triangular meshing scheme for multilayer structures by collapsing all the layers into a single layer.
- 3) Development of a customized GA for the selection and the placement of capacitors.

The rest of this paper is organized as follows. Section II outlines MFEM and describes the incorporation methodology of the decoupling capacitor into the model. Section III illustrates the GA and its specialization for decoupling capacitor problems. Section IV shows the results of MFEM with many decoupling capacitors and a problem-specific GA using MFEM. Finally, Section V concludes this paper.

II. MODELING FORMULATION: MFEM

The optimizer for a decoupling capacitor utilizes MFEM, which yields the computationally efficient and accurate impedance profile of a PDN. A typical PDN structure can be modeled as a planar circuit in which the 3-D is electrically much smaller than the others. Thus, the field along the shortest dimension is assumed to be invariant, leading to the 2-D Helmholtz equation

$$\left(\nabla_T^2 + k^2\right)u = j\omega\mu d J_z \quad (2)$$

where

$$\nabla_T^2 = \left(\frac{\partial^2}{\partial x^2} + \frac{\partial^2}{\partial y^2}\right) \quad (3)$$

in which k is the wave number, u the voltage, d the thickness of the dielectric between the planes, J_z the current density excited normally to the planes, and ∇_T^2 the transverse difference operator [19], [20]. Since the boundaries of the structure are open circuited, the Neumann boundary condition is applied to the formulation.

A. Single Plane Pair

A standard finite-element approximation with a triangular mesh and linear pyramid basis functions leads to the weak form of the partial differential equations [21]

$$\sum \iint_{\Omega} \left(\nabla\phi_p \cdot \nabla\phi_q + \omega^2\mu\varepsilon\phi_p\phi_q + j\omega\mu d J_z\phi_p\right) dx dy = 0 \quad (4)$$

where Ω represents the problem domain and ϕ s the pyramid basis and testing functions. For simplicity, the Cartesian coordinates are converted into simplex coordinates $\{L_1, L_2, L_3\}$ [22] to obtain

$$\begin{aligned} L_p &= \frac{1}{2\Delta}(a_p + b_p x + c_p y) \\ a_p &= x_{p+1}y_{p+2} - x_{p+2}y_{p+1} \\ b_p &= y_{p+1} - y_{p-1} \\ c_p &= x_{p-1} - x_{p+1} \end{aligned} \quad (5)$$

where Δ is the area of the triangle with vertices at $p-1$, p , and $p+1$, and the subscripts are evaluated modulo 3+1, which circulate at multiples of three. Since pyramid-basis and testing functions are equivalent to the simplex coordinates within the cell, (5) can be considered as nothing but a matrix equation

$$\left(\overline{\overline{K}} + \overline{\overline{M}}\right)\overline{U} = \overline{F} \quad (6)$$

where $\overline{\overline{K}}$ and $\overline{\overline{M}}$ are stiffness and mass matrices, respectively, the elements of \overline{U} contain the unknown potential at each node, and \overline{F} is the current source vector. The entries of $\overline{\overline{K}}$, $\overline{\overline{M}}$, and \overline{F} are

$$\begin{aligned} k_{p,q} &= \iint_{\Omega} \frac{j}{\omega\mu d} \nabla\phi_p \cdot \nabla\phi_q dx dy \\ m_{p,q} &= \iint_{\Omega} \frac{j\omega\varepsilon}{d} \phi_p\phi_q dx dy \\ f_p &= \iint_{\Omega} J_z\phi_p dx dy. \end{aligned} \quad (7)$$

Using the equivalency of the pyramid-basis/testing functions and the simplex coordinates within the cell, we obtain the following:

$$\nabla\phi_p = \nabla L_p = \frac{1}{2\Delta} (\hat{x}b_p + \hat{y}c_p) \quad (8)$$

which converts $k_{p,q}$ in (7) to

$$k_{p,q} = \frac{j}{\omega\mu d} \frac{b_p b_q + c_p c_q}{4\Delta} \quad (9)$$

which is rewritten in terms of the local coordinates.

Similarly, we obtain $m_{p,q}$ and f_p in simple representations. The Jacobian (10) can be used to transform the Cartesian coordinates into simplex coordinates

$$dx dy = dL_1 dL_2 \frac{\partial(x, y)}{\partial(L_1, L_2)} = 2\Delta dL_1 L_2. \quad (10)$$




Fig. 1. Equivalent circuit representation of admittance matrix $Y = K + M$.

By noting that the transformed equation is in the form of

$$I = \iint_{\Omega} L_1^a L_2^b L_3^c dL_1 dL_2 = \frac{a!b!c!}{(a+b+c+2)!} \quad (11)$$

where a , b , and c are integer powers [22], the substitution for $a = 2$, $b = 0$, and $c = 0$ when $i = j$, and for $a = 1$, $b = 1$, and $c = 0$ when $i \neq j$ produces

$$m_{p,q} = \begin{cases} \frac{\Delta}{6} \frac{j\omega\epsilon}{d}, & p = q \\ \frac{\Delta}{12} \frac{j\omega\epsilon}{d}, & p \neq q. \end{cases} \quad (12)$$

Similarly, substitution for $a = 1$, $b = 0$, $c = 0$ results in

$$f_p = J_z \frac{\Delta}{3}. \quad (13)$$

B. Equivalent Circuit Representation

Since matrices $\overline{\overline{K}}$ and $\overline{\overline{M}}$ are expressed as the admittance matrices of inductive components and capacitive components, respectively, they can be represented as equivalent circuit models. In order to prove this, one 3×3 local matrix of $\overline{\overline{K}}$ can be evaluated by summing up the first row entries

$$Sum(k_{1,q}) = \sum_{q=1}^3 \frac{j}{\omega\mu d} \frac{b_1 b_q + c_1 c_q}{4\Delta}. \quad (14)$$

Consider the $b_1 b_q$ and $c_1 c_q$ terms for $q = 1, 2, 3$

$$\begin{aligned} b_1^2 &= (y_2 - y_3)^2 \\ b_1 b_2 &= (y_2 - y_3)(y_3 - y_1) \\ b_1 b_3 &= (y_2 - y_3)(y_1 - y_2) \\ c_1^2 &= (x_3 - x_2)^2 \\ c_1 c_2 &= (x_3 - x_2)(x_1 - x_3) \\ c_1 c_3 &= (x_3 - x_2)(x_2 - x_1). \end{aligned} \quad (15)$$

Hence, the sum of the first row of the local matrix is

$$b_1^2 + b_1 b_2 + b_1 b_3 + c_1^2 + c_1 c_2 + c_1 c_3 = 0. \quad (16)$$

Notice that the sums of the other rows and the columns of $\overline{\overline{K}}$ are also zero, which can be interpreted as follows: the inductive circuit components are connected between the triangle vertices, whereas no components are connected to the system ground. Unlike $\overline{\overline{K}}$, however, the sums of the rows and the columns of $\overline{\overline{M}}$ are not zero, which indicates that the





Fig. 2. (a) Two individual networks reference their own ground nodes. (b) Two individual networks reference common ground nodes.

capacitive components are connected not only to the system ground but also between the triangle vertices. The equivalent circuit model of matrix $Y(K + M)$ for a group of triangular elements is shown in Fig. 1.

The resulting matrix equation of the single plane pair PDN (6) has the form $Ax = b$, which can be solved by standard linear equation solvers.

C. Multiple Plane Pairs

By virtue of the capability of the equivalent circuit representation, the 2-D finite element method can be applied to multiple plane pairs. As described in Subsection B, each plane pair in the multiple plane pairs can be represented by a unique equivalent circuit model. In a multilayered structure, however, the reference nodes of each equivalent circuit are not in the same layer. Thus, the individual equivalent circuits of each plane pair that references its own ground node cannot be stacked on top of each other without modifying reference nodes. As a result, the reference nodes must be shifted to one common ground to complete the formulation for multiple plane pairs.

Consider two-port networks referencing different ground nodes as shown in Fig. 2. The network has two sub-networks referencing their own ground nodes in which each sub-network can be considered a single plane pair from the multiple plane pairs without the reference node modification. The four-port admittance matrix of this model is

$$\begin{aligned} Y_{A11}V_{A1} + Y_{A12}V_{A2} &= I_A \\ Y_{B11}V_{B1} + Y_{B12}V_{B2} &= I_B. \end{aligned} \quad (17)$$

The electric potential and current relationships between the networks in Fig. 2(a) and (b) are

$$\begin{aligned} I_{B1}^m &= I_B - I_A, & I_{A1}^m &= I_A \\ V_{A1} &= V_{A1}^m - V_{B1}^m, & V_{A2} &= V_{A2}^m - V_{B2}^m \\ V_{B1} &= V_{B1}^m, & V_{B2} &= V_{B2}^m. \end{aligned} \quad (18)$$

of decoupling capacitors in the equivalent circuit entails simply vertically connecting an equivalent-circuit element of the capacitor to the corresponding nodes. The equivalent circuit model of the decoupling capacitor is a series connection of capacitance, equivalent series inductance (ESL), and equivalent series resistance (ESR).

Although the concept of adding a circuit element to another circuit is simple, one must incorporate a circuit model into the system matrix carefully. First, the regions that enclose the area in which decoupling capacitors will be connected have to be defined as sub-domains for decoupling capacitors. The size of the sub-domain can be determined by the physical area required by a decoupling capacitor connection. Once a triangular mesh is created, the generated unit triangle inside the sub-domain is chosen for the decoupling capacitor connection.

In order to comprehend the way to represent the inclusion of vertical circuit elements to the MFEM system matrix, one must first understand how vertical capacitive components of a plane pair are represented in the system matrix. The admittance of a capacitive component between two metal planes is

$$Y = \frac{j\omega\epsilon\Delta}{d} \quad (22)$$

where Δ is the area of the each plane. As shown in (12), the value of the vertical component is decomposed into two different values for matrix representation: 1/6 and 1/12 of the original value. The reason for decomposition into the particular fractions stems from the nature of simplex coordinates (11). Similarly, if a vertical circuit element is to be added to the system, its admittance must first be decomposed into two different values: 1/6 and 1/12 of the original value. Each value is then added to the appropriate locations in the system matrix. For instance, the admittance of a decoupling capacitor can be represented as

$$Y_{\text{decap}} = \frac{1}{\left(\frac{1}{j\omega C_{\text{decap}}} + j\omega ESL + ESR\right)} \quad (23)$$

where C_{decap} is capacitance, ESL is equivalent series inductance, and ESR is equivalent series resistance of the decoupling capacitor. Next, the admittance is decomposed into 1/6 and 1/12 of the original value

$$m_{p,q}^{\text{decap}} = \begin{cases} \frac{1}{6} Y_{\text{decap}}, & p = q \\ \frac{1}{12} Y_{\text{decap}}, & p \neq q \end{cases} \quad (24)$$

where p and q are the vertices of a selected unit triangle of a mesh. The 1/6 of the admittance is then added to the diagonal locations, and the 1/12 to the off-diagonal locations of the system matrix. This procedure can be extended to any layer connectivity of the decoupling capacitor by applying the same technique used for multilayer extension. That is, the indefinite admittance matrix of a decoupling capacitor (24) is added to the corresponding nodes in the connecting layers. To account for the coupling caused by the vertical interconnect or a via used for decoupling capacitor connection, the coupling mechanism is assumed to be the plane bounce caused by the return path discontinuity (RPD) of the via. The RPD of the via generates a wrap around current at the via antipad. Thus,

by creating an aperture on the plane where the decoupling capacitor is connected, the RPD, or the coupling caused by the via, can be taken into account.

III. DECOUPLING CAPACITOR PLACEMENT USING A GA

A. GA Optimizer

Manually selecting and placing decoupling capacitors on the PDN to meet the target impedance require a considerable amount of time and effort. To avoid the tedious work, optimization techniques that automatically select and place decoupling capacitors on the PDN can be used. An optimizer using the GA is one of the techniques, which is robust and effective in solving complex, combinational, and related problems [13].

GA is modeled on the concepts of natural selection and evolution, it exploits the ideas from evolutionary biology such as population, crossover, selection, and mutation. Thus, in the case of decoupling capacitor optimization, the data of the decoupling capacitor locations and their types (e.g., capacitance, ESL, ESR) are analogous to genes on a chromosome. Each chromosome contains the following information: capacitor indices, x - and y -locations, and layer connectivity. In addition, cost and physical size of the capacitor can be contained optionally. These values are initially generated randomly at the beginning of the optimization, and the number of the chromosomes (population) is determined by the maximum population number (N_p), which will be input to the optimizer input.

Once the population is initially generated, the core engine is run to produce impedance profiles including the decoupling capacitor data acquired from each of the chromosomes. Once the impedance profiles are obtained, each result is subjected to a quality test. The quality is evaluated using a fitness function that quantifies the optimality of a solution to the target. It is critical that the fitness function be closely related to the solution and be computed quickly. In this paper, the fitness function is defined as

$$fitness = \sum_{i=1}^{N_{port}} \left(\sum_{k=1}^{N_{freq}} \left((Z_{tar,i} - Z_{i,i}(k)) \sum (Z_{tar,i} > Z_{i,i}(k)) - (Z_{i,i}(k) - Z_{tar,i}) \sum (Z_{tar,i} > Z_{i,i}(k)) \right) \right) \quad (25)$$

where $Z_{tar,i}$ represents target impedance at i th port, and $Z_{i,i}(k)$ is self-impedance of i th port at frequency k . If optional parameters such as the cost for each capacitor are added, each parameter is multiplied by appropriate weight coefficients and added to the above fitness function. The results of the fitness function are arranged in descending order of their values. Hence, each chromosome is ranked according to its fitness, completing the simulation for one generation. At this stage, if all the target impedance criteria are met at all the frequency points, the optimization process will be terminated. On the other hand, if the goal is not met by any of the chromosomes, the optimization process will proceed to the next step, breeding, which consists of crossover and mutation steps. Child chromosomes, created by obtaining some portion




Fig. 5. Scenarios of decoupling capacitor placement. (a) Capacitors are allowed to be located within the shaded region. (b) Connectivity of the capacitors follows that of the nearest active device to minimize the spreading inductance.

of parental genes, mutate themselves. The breeding procedure follows the work in [15].

After the breeding process is ended, the new child chromosomes and their parents are subject to evaluation by the fitness function. Again, if the target impedance requirement is met, the optimization iteration will be terminated, otherwise, another generation will be created and evaluated.

B. GA Customized for Decoupling Capacitor Placement

For more efficient optimization, especially for decoupling capacitor placement, a special strategy can be imposed on the locations of the capacitors. The closer the capacitors are to the noise port, the lower the impedance viewed from the port. Moreover, the decoupling capacitor closely placed to the noise port produces reduced spreading inductance between the port and itself [23], and this strategy, which can maximize the effectiveness of decoupling, can be applied to the initialization step of the GA optimizer when the optimizer places capacitors only at the specified locations close to the ports. In addition, the layer connectivity of the decoupling capacitors follows that of the nearby ports. These scenarios are described in Fig. 5. When a regional limit on decoupling capacitor placement is applied, the area of the region has to be carefully determined. Since a certain amount of physical space is required for the placement of capacitors, even if they are in the forms of a surface mounted device or an embedded passive, the area in the model cannot be unrealistically small. On the other hand, if the area is defined as electrically too large, the strategy for applying the regional limit becomes no longer effective.






Fig. 6. Process flow of the decoupling capacitor optimization using the proposed GA optimizer.



(a)



(b)

Fig. 7. (a) Test vehicle. (b) Top view of the test vehicle with dimensions. Ports 1 to 5 are the noise ports requiring the self-impedance below the target impedance.

Therefore, choosing the general vicinity of the active device and maintaining a minimal region is essential.

The overall flow of customized GA for decoupling capacitor choice and placement is depicted in Fig. 6.




Fig. 8. Self-impedance responses looking into ports 1 and 2 before decoupling capacitors were placed.




Fig. 9. Self-impedance responses at ports 1 and 2 after the decoupling capacitors were placed.

IV. TEST CASES AND RESULTS

A. Addition of Decoupling Capacitors to MFEM

In the first test case we verified the accuracy of MFEM and the addition of decoupling capacitors with a test vehicle that has two metal plane layers with five ports. The dielectric material is FR-4, with a permittivity of 4.5, a loss tangent of 0.025, and a thickness of 355 μm . The actual test vehicle and the top view of the structure with its dimensions are shown in Fig. 7.

Before examining at the results with decoupling capacitors, we performed software simulations for the bare structure. Fig. 8 shows the self-impedance results at ports 1 and 2. We used MFDM [16], and Sonnet software [24] as references, and the results from the three simulations show good correlations.

Next, we placed the decoupling capacitors on the bare planes to reduce the self-impedances at the ports, and set the target impedance at 1.5 Ohm at all the ports over the frequency range of 100 MHz to 1 GHz. The GA optimizer randomly selected 55 capacitors from a given library that had 20 different capacitors with their ESL and ESR values, and placed them on the defined regions on the planes. The capacitance values ranged from 680 nF to 33 pF, and ESL and ESR ranged from 0.1 nH to 0.82 nH and from 0.04 Ohm to 3 Ohm, respectively. The inductance of the vias used for decoupling capacitor connection was 0.3 nH, which was calculated by a 3-D inductance extraction tool [25]. Hence, the effective series

resonance frequencies of the used capacitors were calculated to be from 20 MHz to 1 GHz.

The measured self-impedance curves at ports 1 and 2 are depicted in Fig. 9 along with results from MFDM and MFEM simulations. Fig. 10 shows the generated meshes for MFDM and MFEM for the test vehicle with decoupling capacitors. To capture small dimensions of the decoupling capacitors, MFDM had to create many square unit-cells all over the plane, while MFEM effectively discretized the multiscale structures using nonuniform triangles. As a result, MFEM resulted in far less number of unknowns (around 3300) than MFDM (around 8000). The resonance and antiresonance frequencies match, and the level of impedances are in good correlation over the frequency range of interest. Some deviation in measurements, especially the antiresonance peaks at port 2, resulted from the relatively large probe inductance compared to the PDN impedance. Thus, the transfer impedance can provide a much more accurate result than the self-impedance, especially for a PDN with moderate impedance [12]. However, in this paper only one-port measurements are conducted due to limited probe accessibility. The impedance exceeded the target impedance (at 1.5 Ohm) at higher frequencies because some decoupling capacitors located close to the ports were removed for measurement probe access. Since the corresponding capacitors were also removed from the MFEM model, the model and the hardware are based on the same structure. Therefore, the provided measurement and simulation results show the




Fig. 10. Comparison of mesh generations of (a) MFDM. (b) MFEM for the test vehicle with decoupling capacitors.




Fig. 11. (a) Test case 1. (b) Top view of the layer on which entire sub-domains are integrated. When the regional limit is applied, decoupling capacitors are placed within the shaded region.

accuracy of the incorporation model of decoupling capacitors into MFEM.

B. GA Adapted to Decoupling Capacitor Placement

1) *Test Case 1: Multilayer Structure with Slots*: An example of a multilayer structure was designed to apply the GA optimizer adapted to decoupling capacitor placement. As shown in Fig. 11(a), the structure consists of three layers with slots on the second layer, two ports between the first plane pair and the second plane pair. The metal planes are 100 mm long, 75 mm wide, and $30 \mu\text{m}$ thick, and the dielectric is $200 \mu\text{m}$ with a relative permittivity of 4.5, and loss tangent of 0.02.

We ran the first optimization using the GA, then ran the customized GA optimizer applying the additional regional limit on decoupling capacitor. In the customized optimizer, we set the regional limit at a radial distance of 12.5 mm from nearby ports as shown in Fig. 11(b). In addition, we assigned the connectivity of the capacitors to follow the connectivity of nearby ports to minimize the loop inductance.

We assigned both optimizers to achieve the target impedance of 1 Ohm and designed them to run until either the target was met or the maximum number of iterations was reached. The number of decoupling capacitors, whose self-resonance frequencies exist between 100 MHz and 1 GHz, was 10. We




Fig. 12. Self-impedances at ports 1 and 2 of the test case 1 optimized by the customized GA.

assigned ESL and ESR equally to all the capacitors with values of 0.4 nH and 0.2 mOhm, respectively. For a fair comparison, we applied the equal optimization options, such as the number of populations, rates of crossover and mutation, and the fitness function to both optimizers.

The customized GA accomplished the goal in 12 iterations, and the resulting impedance results are shown in Fig. 12. However, the GA without a regional limit failed to obtain the target impedance within the maximum number of iterations, set at 150. The progress of the fitness evaluations from both optimizations is shown in Fig. 13, in which the progress of the customized GA shows quick achievement of the optimization target. Notice that although the ordinary GA optimizer went through many iteration steps to reach the same level of fitness as that of the customized GA, its progress shows continuous increments. Furthermore, as the optimization proceeds the decoupling capacitors are being more and more closely placed to the ports, and the pattern of the placement at the later step corresponds to that of the customized GA, as shown in Fig. 14. Therefore, we can conclude that a large amount of optimization time can be saved by implementing the regional limit technique to the placement of decoupling capacitors. The




Fig. 13. Fitness progress of the ordinary and customized GA optimizers in test case 1.




Fig. 16. Self-impedance responses at ports 1 and 2 resulted from the customized GA optimization.




Fig. 14. Final placement of decoupling capacitors of the customized optimizer (left), and the ordinary optimizer in the later optimization steps of (right).




Fig. 15. Mesh generations of MFEM with the final placement of decoupling capacitors.

generated mesh for the final decoupling capacitors placement is shown in Fig. 15.

2) *Test Case 2:* We applied the customized GA to the bare board of the test vehicle presented in the previous section. As before, we set the target self-impedance at 1.5 Ohm for each port, used the same capacitor library, and determined a via inductance of 0.3 nH [25]. We set the regional limit for capacitor placements at a 10 mm radial distance from nearby ports.

The optimizer achieved the optimization goal with only three iterations, and the resulting impedance response is shown in Fig. 16. Since randomness could have accounted for the quick results, we performed several additional simulations with the same settings. However, we found that the optimizer was able to reach the target at most within five iterations.




Fig. 17. Decoupling capacitor placement results obtained by the customized GA (top) and the ordinary GA (bottom).




Fig. 18. Mesh generations of MFEM with the optimized placement of decoupling capacitors.

For comparison, the GA optimizer without the regional limit was run under the same conditions. The average number of iterations taken for the GA optimizer to reach the target

exceeded 100, which took more than 6 hours. However, the average optimization time of the customized GA was 10 minutes. The final locations of the decoupling capacitors from both optimizations are shown in Fig. 17. In addition, the placement patterns of the ordinary GA optimizer and the customized GA optimizer were similar after convergence. The generated mesh with the optimized decoupling capacitor placement is shown in Fig. 18.

V. CONCLUSION

In this paper, we presented the optimization technique of selection and placement of decoupling capacitors using MFEM and the GA. MFEM solves for plane structures by creating an equivalent mesh on all the layers and applying a multilayer technique. Incorporation of the equivalent circuit model of a decoupling capacitor into that of MFEM requires modifications of values of the lumped elements. We improved the ordinary GA by using a technique that limits the locations for decoupling capacitors in the initial optimization step. This technique derives from widely known methods that suggest placing decoupling capacitors as close to the active devices as possible to reduce the loop inductance. Use of this technique significantly reduces computational effort devoted to achieving the target impedance of a PDN.

The effectiveness of our optimization technique can be increased by applying other decoupling techniques to the optimizer. Furthermore, improving the fitness function of the GA may enhance the quality of the optimization.

ACKNOWLEDGMENT

The authors would like to thank Sony Corporation, Tokyo, Japan, for providing the test vehicle.

REFERENCES

- [1] S. J. Chun, "Methodologies for modeling simultaneous switching noise in multilayered packages and boards," Ph.D. thesis, Dept. Electr. Comput. Eng., Georgia Institute of Technology, Atlanta, Apr. 2002.
- [2] W. D. Becker, J. Eckhardt, R. W. Frech, G. A. Katopis, E. Klink, M. F. McAllister, T. G. McNamara, P. Muench, S. R. Richter, and H. Smith, "Modeling, simulation, and measurement of mid-frequency simultaneous switching noise in computer systems," *IEEE Trans. Comp., Packag., Manuf. Technol. Part B: Adv. Packag.*, vol. 21, no. 2, pp. 157–163, May 1998.
- [3] C. R. Paul, "Effectiveness of multiple decoupling capacitors," *IEEE Trans. Electromagn. Compat.*, vol. 34, no. 2, pp. 130–133, May 1992.
- [4] F. Y. Yuan, "Analysis of power/ground noises and decoupling capacitors in printed circuit board systems," in *Proc. IEEE Int. Symp. Electromagn. Compat.*, Austin, TX, Aug. 1997, pp. 425–430.
- [5] C. B. O'Sullivan, L. D. Smith, and D. W. Forehand, "Developing a decoupling methodology with SPICE for multilayer printed circuit boards," in *Proc. IEEE Int. Symp. Electromagn. Compat.*, Denver, CO, Aug. 1998, pp. 652–655.
- [6] P. Muthana, A. E. Engin, M. Swaminathan, R. Tummala, V. Sundaram, B. Wiedenman, D. Amey, K. H. Dietz, and S. Banerji, "Design, modeling, and characterization of embedded capacitor networks for core decoupling in the package," *IEEE Trans. Adv. Packag.*, vol. 30, no. 4, pp. 809–822, Nov. 2007.
- [7] P. Zhou, K. Sridharan, and S. Sapatnekar, "Congestion-aware power grid optimization for 3-D circuits using MIM and CMOS decoupling capacitors," in *Proc. Asia South Pacific Des. Autom. Conf.*, Yokohama, Japan, Jan. 2009, pp. 179–184.
- [8] S. H. Karaki, A. I. Kayssi, and H. S. Karaki, "Capactor placement for switching noise reduction using genetic algorithms and distributed computing," *Electr. Eng.*, vol. 87, no. 1, pp. 11–18, 2005.
- [9] T. H. Hubing, J. L. Drewniak, T. P. V. Doren, and D. M. Hockanson, "Power bus decoupling on multilayer printed circuit boards," *IEEE Trans. Electromagn. Compat.*, vol. 37, no. 2, pp. 155–166, May 1995.
- [10] L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc, and T. Roy, "Power distribution system design methodology and capacitor selection for modern CMOS technology," *IEEE Trans. Adv. Packag.*, vol. 22, no. 3, pp. 284–291, Aug. 1999.
- [11] J. Fan, J. L. Drewniak, J. L. Knighten, N.W. Smith, A. Orlandi, T. P. V. Doren, T. H. Hubing, and R. E. DuBroff, "Quantifying SMT decoupling capacitor placement in dc power-bus design for multilayer PCBs," *IEEE Trans. Electromagn. Compat.*, vol. 43, no. 4, pp. 588–599, Nov. 2001.
- [12] M. Swaminathan and A. E. Engin, *Power Integrity Modeling and Design for Semiconductors and Systems*. Englewood Cliffs, NJ: Prentice-Hall, Nov. 2007.
- [13] J. M. Johnson and Y. Rahmat-Samii, "Genetic algorithms in electromagnetics," in *Proc. IEEE Antennas Propag. Society Int. Symp.*, Baltimore, MD, Jul. 1996, pp. 1480–1483.
- [14] K. B. Wu, A. S. Liu, G. H. Shiue, C. M. Lin, and R. B. Wu, "Optimization for the locations of decoupling capacitors in suppressing the ground bounce by genetic algorithm," in *Proc. Electromagn. Res. Symp.*, Hangzhou, China, Aug. 2005, pp. 411–415.
- [15] K. Bharath, A. E. Engin, and M. Swaminathan, "Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM," in *Proc. 45th Des. Autom. Conf.*, Anaheim, CA, Jun. 2008, pp. 560–565.
- [16] A. E. Engin, K. Bharath, and M. Swaminathan, "Multilayered finite-difference method for modeling of package and printed circuit board planes," *IEEE Trans. Electromagn. Compat.*, vol. 49, no. 2, pp. 441–447, May 2007.
- [17] K. Bharathy, J. Y. Choi, and M. Swaminathan, "Use of the finite element method for the modeling of multilayered power/ground planes with small features," in *Proc. 59th Electron. Comp. Technol. Conf.*, San Diego, CA, May 2008, pp. 1630–1635.
- [18] M. Swaminathan, D. Chung, S. Grivet-Talocia, K. Bharath, V. Laddha, and J. Xie, "Designing and modeling for power integrity," *IEEE Trans. Electromagn. Compat.*, vol. 52, no. 2, pp. 288–310, May 2010.
- [19] T. Okoshi and T. Miyoshi, "The Planar circuit—an approach to microwave integrated circuitry," *IEEE Trans. Microw. Theory Technol.*, vol. 20, no. 4, pp. 245–252, Apr. 1972.
- [20] T. Itoh, *Numerical Techniques for Microwave and Millimeter-Wave Passive Structures*. New York: Wiley, May 1989.
- [21] P. P. Silverster and R. L. Ferrari, *Finite Elements for Electrical Engineers*. Cambridge, U.K.: Cambridge Univ. Press, 1990.
- [22] A. F. Peterson, S. L. Ray, and R. Mittra, *Computational Methods for Electromagnetics*. Piscataway, NJ: IEEE Press, 1998.
- [23] E. Bogatin, *Signal and Power Integrity-Simplified*. 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, Jul. 2009.
- [24] *High Frequency Electromagnetic Software* [Online]. Available: <http://www.sonnetsoftware.com/>
- [25] K. J. Han and M. Swaminathan "Inductance and resistance calculations in 3-D packaging using cylindrical conduction-mode basis functions," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 28, no. 6, pp. 846–859, Jun. 2009.



Jae Young Choi (S'08) received the B.S. degree in electrical and electronic engineering from Yonsei University, Seoul, South Korea, in 2007. He received the M.S. degree in electrical and computer engineering from the Georgia Institute of Technology, Atlanta, in 2009, where he is currently pursuing the Ph.D. degree.

His current research interests include electromagnetic modeling of package power delivery networks and the signal/power integrity analysis of mixed signal systems.



Madhavan Swaminathan (A'91–M'95–SM'98–F'06) received the B.E. degree in electronics and communication from the University of Madras, Chennai, India, and the M.S. and Ph.D. degrees in electrical engineering from Syracuse University, Syracuse, NY.

He is currently the Joseph M. Pettit Professor in electronics at the School of Electrical and Computer Engineering and the Director of the Interconnect and Packaging Center, Semiconductor Research Corporation Center of Excellence, Georgia Institute of Technology (Georgia Tech.), Atlanta. He was the Deputy Director of the Packaging Research Center, Georgia Tech., from 2004 to 2008. He is the Co-Founder of Jacket Micro Devices, Atlanta, a company specializing in integrated devices and modules for wireless applications (acquired by AVX Corporation) and the Founder of E-System Design, Atlanta, an electronic design automation company, focusing on computer-aided design (CAD) solutions for integrated microsystems, where he was also the Chief Technology Officer. Prior to joining Georgia Tech., he was with the Advanced Packaging Laboratory, IBM, Austin, TX, involved in packaging for super computers. He has over 300 publications in refereed journals and conferences, has co-authored three book chapters, and has 17 issued patents. He is the author of the book *Power Integrity Modeling and Design for Semiconductors and Systems* (Englewood Cliffs, NJ: Prentice Hall, 2007) and co-editor of the book *Introduction to System on Package (SOP)* (New York: McGraw Hill, 2008). His current research interests include mixed signal micro-system and nano-system integration with emphasis on designs, CAD, electrical test, thermal management, and new architectures.

Dr. Swaminathan reached the Second Invention Plateau while at IBM. He served as the Co-Chair for the IEEE Topical Meeting on Electrical Performance of Electronic Packaging (EPEP) for 1998 and 1999, the Technical and General Chair for the International Microelectronics and Packaging Society (IMAPS) Next Generation Integrated Circuit (IC) & Package Design Workshop, the Chair of Technical Committee-12 (TC-12), the TC on Electrical

Design, Modeling and Simulation (EDMS) within the IEEE Components, Packaging, and Manufacturing Technology (CPMT) Society, and was the Co-Chair for the IEEE Future Directions in IC and Package Design Workshop in 2001. He was the Co-Founder of the IMAPS Next Generation IC & Package Design Workshop and the IEEE Future Directions in IC and Package Design Workshop. He is in the technical program committees of EPEP, the Signal Propagation on Interconnects Workshop, Solid State Devices and Materials Conference, the Electronic Components and Technology Conference (ECTC), the International Symposium on Quality Electronic Design and the Microwave Theory and Techniques-1 Committee on CAD. He is the Founder of Electrical Design of Advanced Packaging and Systems (EDAPS), a Signal Integrity Symposium in the Asian region. He has been a Guest Editor for the IEEE TRANSACTIONS ON ADVANCED PACKAGING and the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES. He was the Associate Editor of the IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES. He was the recipient of the Outstanding Graduate Research Advisor Award from the School of Electrical and Computer Engineering, Georgia Tech., in 2002, and the Outstanding Faculty Leadership Award for the mentoring of graduate research assistants from Georgia Tech. in 2003. He was also the recipient of the Presidential Special Recognition Award from the IEEE CPMT Society for his leadership of TC-12 in 2003 and the IBM Faculty Award in 2004 and 2005. He has also served as the co-author and advisor for a number of Outstanding Student Paper Awards at EPEP '00, EPEP '02, EPEP '03, EPEP '04, EPEP '08, ECTC '08, Asia Pacific Microwave Conference 2005, and the IMAPS Education Award in 1997. He is the recipient of the Shri. Mukhopadhyay Best Paper Award at the International Conference on Electromagnetic Interference and Compatibility, Chennai, India, in 2003, the Best Paper Award in the IEEE TRANSACTIONS ON ADVANCED PACKAGING in 2004, the Commendable Paper Award in the IEEE TRANSACTIONS ON ADVANCED PACKAGING in 2004, and the Best Poster Paper Award at ECTC 2004 and 2006. In 2007, he was recognized for his research through the Technical Excellence Award given by the Semiconductor Research Corporation and the Global Research Corporation.